Abstract-A new on-chip transient detection circuit for systemlevel electrostatic discharge (ESD) protection is proposed. The circuit performance to detect different positive and negative fast electrical transients has been investigated by the HSPICE simulator and verified in a silicon chip. The experimental results in a 0.13-µm CMOS integrated circuit (IC) have confirmed that the proposed on-chip transient detection circuit can be used to detect fast electrical transients during the system-level ESD events. The proposed transient detection circuit can be further combined with the poweron reset circuit to improve the immunity of the CMOS IC products against system-level ESD stress.
I. INTRODUCTION
T HE ELECTROSTATIC discharge (ESD) event has become an important reliability issue to integrated circuits (ICs). To meet the component-level ESD reliability, on-chip ESD protection circuits have been added to the input/output (I/O) cells and power (V DD and V SS ) cells of CMOS ICs [1] , [2] . Besides the component-level ESD stress, system-level ESD is an increasingly significant reliability issue in CMOS IC products. This tendency results from the strict requirements of reliability test standards, such as the system-level ESD test for electro magnetic compatibility (EMC) regulation. In the system-level ESD test standard of IEC 61000-4-2 [3] , the electrical/electronic product must sustain the ESD level of +8 kV (+15 kV) under contact discharge (air discharge) test mode to meet the immunity requirement of "level 4." Such high-energy ESD-induced noises often cause damage or malfunction of CMOS ICs inside the equipment under test (EUT). It has been reported that some CMOS ICs are very susceptible to system-level ESD stress [4] - [6] , even though they have passed the componentlevel ESD specifications, such as a human body model (HBM) of ±2 kV [7] , machine model (MM) of ±200 V [8] , and chargeddevice model (CDM) of ±1 kV [9] .
The inset in Fig. 1 shows an EUT (keyboard), which was stressed by an ESD gun with a charged voltage of +1000 V zapping on the horizontal coupling plane (HCP). During the system-level ESD test, the power and ground lines of the microcontroller IC in the keyboard no longer maintain their normal voltage levels, but an underdamped sinusoidal voltage with the amplitude of several hundred volts occurred, as shown in Fig. 1 . This ESD-generated transient is quite large and fast, which can randomly couple to the power, ground, or I/O pins of the microelectronics system. Such a high-voltage-level fast transient causes the keyboard to be upset or frozen after the system-level ESD zapping [4] . Such fast transients also cause transient-induced latchup events in CMOS ICs [10] .
To meet the system-level ESD specifications, two useful methods have been reported and investigated [11] - [13] . One effective method is to add some discrete noise-decoupling components or board-level noise filters into the CMOS IC products to decouple, bypass, or absorb the electrical transient voltage (energy) under system-level ESD test [11] , [12] . Different types of noise filter networks can be used to improve the system-level ESD immunity, including capacitor filter, ferrite bead, transient voltage suppressor (TVS), and several high-order noise filters such as LC-like (second-order) and π-section (third-order) filters. It has been proved that the system-level ESD immunity of CMOS ICs under system-level ESD test can be greatly improved by choosing proper components in noise filter networks [13] . The other method to improve the system-level ESD immunity of CMOS ICs is to regularly check the system abnormal conditions by using an external hardware timer, such as a retriggerable monostable multivibrator [11] . The additional discrete noisebypassing components substantially increase the total cost of a microelectronic product with CMOS ICs. Therefore, an on-chip solution integrated into the CMOS ICs, but without adding the additional discrete noise-decoupling components on the printed circuit board (PCB), is strongly requested by the IC industry.
In this paper, an on-chip transient detection circuit is proposed to detect the fast electrical transient under the system-level ESD test [14] . The new proposed transient detection circuit can be combined with the power-on reset circuit to provide a hardware/firmware codesign solution for system-level ESD stress. The circuit operation to detect different positive and negative fast electrical transients has been investigated by the HSPICE simulation. The experimental results verified in a 0.13-µm CMOS IC have confirmed that the proposed on-chip transient detection circuit can successfully detect the fast electrical transients during system-level ESD zapping.
II. SYSTEM-LEVEL ESD TEST
In the test standard of IEC 61000-4-2 [3] , two test modes have been specified: air-discharge test mode and contact-discharge test mode. Fig. 2 shows the measurement setup of the systemlevel ESD test with indirect contact-discharge test mode. The system-level ESD measurement setup consists of a wooden table on the grounded reference plane (GRP). In addition, an isolation plane is used to separate the EUT from the horizontal coupling plane (HCP). The HCP are connected to the GRP with two 470-kΩ resistors in series. With the measurement setup in Fig. 2 , the immunity of CMOS IC products against the system-level ESD stress can be evaluated. When the ESD gun zaps to the HCP, all CMOS ICs inside the EUT could be disturbed due to the high ESD-coupled energy, as the waveforms show in Fig. 1 . By using the digital oscilloscope, the transient responses on power lines of CMOS IC products can be recorded and further analyzed. Thus, the circuit performance of the proposed transient detection circuit can be evaluated through this measurement setup.
III. TRANSIENT DETECTION CIRCUIT
A new on-chip transient detection circuit is proposed to detect the fast electrical transient under the system-level ESD zapping. By adding two coupling capacitors into a latch with two cascaded CMOS inverters, the proposed transient detection circuit can be designed to memorize the occurrence of system-level ESD events.
A. Circuit Structure
The proposed transient detection circuits realized with NMOS-reset and PMOS-reset functions are shown in Fig. 3(a) and (b), respectively. The detection circuits, comprised of one latch and two coupling capacitors, are designed to memorize the occurrence of system-level ESD and to sense the fast electrical transient on the power (V DD ) and ground (V SS ) lines. The detection circuits shown in Fig. 3(a) and (b) are realized with 3.3-V devices in a 0.13-µm CMOS process for the circuit with 3.3-V power-supply voltage.
In order to increase the sensitivity of the detection circuit in Fig. 3(a) and (b) during fast electrical transient under the systemlevel ESD zapping, the device W/L ratios of latch should be well designed. In order to effectively pull down the voltage level at the node B, the NMOS (M n1 ) in the inverter1 (inv1) is designed with a larger W/L than that of the PMOS (M p1 ). On the contrary, to effectively pull up the voltage level at the node A easily, the PMOS (M p2 ) in the inverter2 (inv2) is designed with a larger W/L ratio than that of the NMOS (M n2 ). The sensitivity of the transient detection circuit can be increased by adjusting the device W/L ratios in the latch.
In order to enhance the sensitivity of the detection circuit to the electrical transient, two coupling capacitors (C p1 and C p2 ) are added between the input nodes (A, B) and the power lines (V DD and V SS ). The capacitor C p1 is placed between the V DD and the input node of inv1 in order to sense the fast electrical transient from V DD . The capacitor C p2 is placed between the V SS and the input node of inv2 in order to sense the fast electrical transient from V SS . The NMOS (M nr ) in Fig. 3(a) and the PMOS (M pr ) in Fig. 3 can be initially set at 0 V (3.3 V). In normal circuit operations, the output nodes (V OUT1 and V OUT2 ) of the proposed transient detection circuits will be kept at logic 0. When a system-level ESD event occurs, the fast transient noises injecting into the power lines (V DD /V SS ) will change the output state from logic 0 to logic 1. Therefore, the system-level ESD event can be detected by the proposed detection circuits. The sensitivity of the proposed transient detection circuit can be further enhanced by adjusting the device W/L ratios in the latch or changing the value of coupling capacitors (C p1 and C p2 ).
B. Simulation
From the measured fast electrical transient waveforms, shown in Fig. 1 , the underdamped sinusoidal waveforms on V DD /V SS during the system-level ESD stress have been observed. Thus, a specific time-dependent voltage source given by
is used to generate an underdamped sinusoidal voltage on the power lines of the proposed transient detection circuits in the simulation. With the proper parameters, such as the applied voltage amplitude V a , initial dc voltage V o , damping factor D a , damping frequency f , and time-delay t d , the intended underdamped sinusoidal voltage can be constructed for simulation. In the following HSPICE simulation with positive or negative underdamped sinusoidal waveforms, the same parameters of D a = 2 × 10 7 s −1 , f = 50 MHz, and t d = 500 ns are used (which is corresponding to the measured transient waveform in +20 V on V SS are used to simulate the larger overshooting voltage coupled on V SS under the system-level ESD test, as shown in Fig. 4(b) . For both simulations, the V DD voltage is initially kept at 3.3 V with a V SS of 0 V. During the fast transient of the ESD stress, V DD begins to increase rapidly from 3.3 V. V OUT1 and V OUT2 are disturbed simultaneously during the V DD /V SS disturbance. At the same time, the transient detection circuit can detect the occurrence of the disturbance on V DD /V SS . As a result, when V DD finally returns to its normal stable voltage level of 3.3 V, V OUT1 and V OUT2 will be changed from 0 to 3.3 V to memorize the occurrence of transient events, as shown in Fig. 4(a) and (b) . The circuit operation can be analyzed from the voltage derivative on the coupling capacitors. Under the positive system-level ESD zapping condition, a current can be coupled through coupling capacitors, which can be expressed as
where V 1 is the voltage across the coupling capacitor C p1 and I 1 is the induced coupling current through C p1 . The voltage derivative between V DD and V SS can introduce the coupling current. The final logic state of the transient detection circuit will depend on the coupled voltage potential. The logic state of the transient detection circuit can be changed when the voltage potential on node A is charged up to the logic threshold voltage of inv1. The related equation can be expressed as
where R 1 is the equivalent resistance on node A and V TH1 is the logic threshold voltage of inv1.
On the PCB design with CMOS IC products, the trace routing placements may be different for power (V DD ) lines and ground (V SS ) lines. This will cause different coupling paths from the ESD source to the V DD and V SS pins of the chip, as shown in Fig. 5 . The different coupling paths may result in different delays between the V DD and V SS waveforms. Thus, the proposed transient detection circuit should be evaluated in the circuit simulation under different delays in the transient waveforms From these simulations, the output states of the transient detection circuits can be changed and kept at logic 1 after the system-level ESD events. Therefore, the proposed transient detection can memorize the occurrence of the system-level ESD and sense the fast electrical transient on the power lines (V DD /V SS ).
C. Design Considerations
By using the HSPICE, the circuit operation of the proposed transient detection circuit to sense fast electrical transients can be analyzed in detail. The sensitivity of the transient detection circuit can be analyzed by changing the coupling capacitors or adjusting the device W/L ratios in the latch. Table I shows the device dimensions and element values in the proposed transient detection circuit, as shown in Fig. 3(a) . The purpose of adding the coupling capacitors (C p1 and C p2 ) in the proposed transient detection circuit is to enhance the sensitivity to fast electrical transients between power lines (V DD /V SS ) and latch logic gates (node A and node B). Under the delay of 5 ns between V DD and V SS , coupling capacitors ranging from 150 to 400 fF are used to investigate their sensitivity improvements on the transient detection circuit with device ratios listed in Table I . With higher coupling capacitors, the minimum positive amplitude to cause output (V OUT1 and V OUT2 ) logic state transition of transient detection circuits can be greatly reduced. For example, the minimum positive amplitude of the transient on V DD to cause transition at the output (V OUT1 /V OUT2 ) of the detection circuits can be significantly reduced from +84 V (with a coupling capacitor of 150 fF) to +2.1 V (with a coupling capacitor of 400 fF), as shown in Fig. 8(a) . Thus, by choosing the coupling capacitors with a proper value, the sensitivity to fast electrical transients under system-level ESD test can be improved, regardless of the positive or negative transient levels.
By changing the device W/L ratios in the latch, the switching threshold voltage of the inverters (inv1 and in2) can be adjusted, and the driving capabilities of the PMOS and NMOS transistors can be modified. Under the delay of 5 ns between the V DD and V SS , the device widths of M n1 ranging from 1.75 to 2.8 µm are used to investigate the sensitivity improvement on the transient detection circuit with C p1 = C p2 = 200 fF and device ratios listed in Table I . With a larger device W/L ratio of NMOS (M n1 ) in inverter1, the transient detection circuit can pull down the voltage at node B more efficiently. For example, the minimum positive amplitude of the transient on V DD to cause transition at the output (V OUT1 /V OUT2 ) of detection circuits can be significantly reduced from +82 to +17 V by adding the device width of M n1 from 1.75 to 2.8 µm, as shown in Fig. 8(b) . From these design considerations, the HSPICE simulation can be used to fine-tune the device sizes in the proposed transient detection circuits to detect different transient electrical levels.
From the measured fast electrical transient waveforms in Fig. 1 , the underdamped sinusoidal waveforms on V DD and V SS during the system-level ESD stress have been observed. The frequency of the underdamped sinusoidal waveforms on V DD and V SS is about several tens of megahertz. The detection frequency of the proposed transient detection circuit should cover such a range in order to detect fast electrical transients during the system-level ESD test. With a delay of 5 ns, the relationship between the damping frequency and minimum positive voltage to change the output logic state of the transient detection circuit is shown in Fig. 9 . The relationship between the frequency factor and the underdamped sinusoidal waveforms has been analyzed in [15] . The frequency determines how fast the underdamped sinusoidal waveform will be attenuated within its first duration (cycle). The underdamped sinusoidal voltage waveform will become a unipolar overdamped voltage waveform if the damping frequency is too low [15] . From the simulated results in Fig. 9 , the transient detection circuit can detect fast electrical transients with the frequency of several tens of megahertz, which will be typically generated during the system-level ESD test.
D. Discussion
In order to improve the system-level ESD immunity of CMOS ICs, the watchdog timer is often designed with a microelectronic system to regularly check the system abnormal conditions. A watchdog timer is a computer hardware timing device to reset the operation system if the main program is locked or frozen due to some fault conditions. The intention is to recover the system from the frozen state to normal operation. Under normal operation conditions, a watchdog timer maintains itself in the counting state. The firmware periodically sends a reset signal to the watchdog timer. The watchdog timer can be implemented with a counter working with a clock signal. Most watchdog timers are used in embedded systems, where this specialized timer is often a built-in unit of the microcontroller. If the main program is locked or frozen in an infinite state, the watchdog will not receive the reset signal. Then, the watchdog timer will send a signal into firmware to reset the main program. However, the logic states of a watchdog timer are stored in the registers or flip flops. It has been investigated that the logic states stored in the registers or flip flops can be destroyed or changed during system-level ESD tests to cause malfunction or frozen state on the main operation program [4] .
The microcontroller with the watchdog timer can avoid the continued frozen state due to some fault conditions. However, the circuit implementation of a watchdog timer is more complicated than the proposed transient detection circuit. The watchdog timer should be implemented with registers or flip flops to store logic states and combined with counter or other embedded systems to provide the reset function. Moreover, complicated circuit implementation will result in more current consumption. 
IV. EXPERIMENTAL RESULTS
The proposed on-chip transient detection circuits in Fig. 3 the functionality of the detection circuit can be clearly seen from the change of the output level as a result of the ESD.
The circuit performance of the transient detection circuit under the system-level ESD test had been proven by both the experimental results and the HSPICE-simulated results. From the experimental results, the proposed transient detection circuit can indeed memorize the occurrence of the system-level ESD stress under both positive and negative fast electrical transient zapping conditions.
V. APPLICATIONS IN CMOS ICs
The proposed transient detection circuit can be codesigned with firmware to provide a system solution to solve the systemlevel ESD issue of microelectronic products realized with CMOS ICs. It has been proven that the hardware/firmware can be codesigned and can be used effectively to improve the systemlevel ESD robustness of the CMOS IC products [4] .
As shown in the flowchart in Fig. 13 , the detection results (V OUT ) from the on-chip transient detection circuits can be temporarily stored as an ESD flag for firmware check. The states in the transient detection circuit and the ESD flag are initially cleared to logic 0 by the power-on reset. The reset procedure is executed through the normal firmware reset procedure when the ESD flag has a state of logic 0. When the fast electrical transient happens, the on-chip transient detection circuit can detect the fast electrical transient to change the output states V OUT to logic 1. At the same time, the ESD flag is restored at logic 1, and the firmware executes the recover procedure to recover all system functions to a stable state as soon as possible. After the reset and recover procedures, the states in the transient detection circuit and the ESD flag are reset to logic 0 again for detecting the next ESD events.
To realize system-level ESD protection function, a hardware/firmware codesign solution combined with the transient detection circuit and the power-on reset circuit have been analyzed. Under the normal power-on condition, the V DD power-on voltage waveform has a rise time of the order of milliseconds (ms). As there is no input signal except the V DD power-on voltage waveform, the power-on reset circuit should be designed with the same internal delay as the order of milliseconds. Thus, the output signal of the power-on reset circuit can set the ESD flag to logic 0, as shown in Fig. 14(a) . However, there are some mistriggered conditions in the power-on reset circuit. For example, the fast power-up time (in the range of microseconds) may create difficult situations for the power-on reset circuit to work properly. Therefore, a transient detection circuit is designed to sense fast electrical transients on power lines and combined with the power-on reset circuit so as to provide hardware/firmware codesign solutions for system-level ESD issues.
Due to the difference in the rise times between the ESD voltage and the V DD power-on voltage, the on-chip transient detection circuit is designed to sense fast electrical transients and set the flag signal to logic 1, as shown in Fig. 14(b) . Then, the firmware can execute the recover procedure to recover all the electrical functions to a stable state as soon as possible. After the reset and recover procedures, the ESD flag is reset to logic 0, again, for detecting the transient ESD events.
By including the on-chip transient detection circuit and an additional ESD flag into the chip, the firmware flowchart, shown in Fig. 13 , can be used to improve the system-level ESD robustness of microelectronic products. Such an hardware/firmware codesign method can provide an effective system solution to solve the system-level ESD issues in a microelectronics system realized with CMOS ICs. 
VI. CONCLUSION
A new transient detection circuit for system-level ESD protection has been fabricated in a 0.13-µm CMOS process. By using one latch logic gate and two coupling capacitors, the onchip transient detection circuit can be designed to detect the fast electrical transients during the system-level ESD zapping. The circuit performance under different positive and negative fast electrical transients had been also investigated by the HSPICE. The experimental results on silicon chip have confirmed that the proposed on-chip transient detection circuit can be used to detect fast electrical transients during system-level ESD zapping. The proposed transient detection circuit can be further combined with firmware design and power-on reset circuit to provide an effective solution to the system-level ESD issue in microelectronics systems realized with CMOS ICs. He has been invited to teach or consult reliability and quality design for integrated circuits by hundreds of design houses and semiconductor companies in the worldwide integrated circuit industry. He is the author or coauthor of more than 300 papers published in international journals and conferences, especially in the field of reliability and quality design for circuits and systems in CMOS technology. He is the inventor of 128 U.S. patents and 136 R.O.C. (Taiwan) patents, especially in the field of reliability and quality of integrated circuits. His current research interests include the reliability and quality design for nanoelectronics and gigascale systems, the high-speed and mixed-voltage input-output interface circuits, and the on-glass circuits for system-on-panel applications in thin-film transistor liquid crystal displays.
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